
Packaging for MEMS

Thomas Kenny

Department of Mechanical Engineering

Stanford University

kenny@mems.stanford.edu


<http://mems.stanford.edu>

PASI on MEMS


6/21/04

Good News/Bad News


MEMS Devices in Bewildering Variety have been demonstrated on the surfaces of wafers.




Cheng, Hsu, Lin, Nguyen, Najafi
U. Michigan, UC Berkeley




Kim, Lee, Lee, Sun,
Seoul National



Xie, Fedder, CMU



Hsu, Clark, Nguyen, U Michigan



Klatidas, Linderman, Bright
U Colorado

All from Proceedings, MEMS'01
Interlaken, Switzerland (Jan, 2001)

None in Products

MEMS

What are the barriers to MEMS Insertion?

cost and development time

MEMS is slower, more expensive, and harder to scale than VLSI

reliability

this is more art than science in MEMS

lack of standard processes, universal foundries

MEMS is a very big collection of diverse tools and materials

marginal or poor performance

drift in inertial sensors and resonators, selectivity in chem sensors

MEMS/Packaging

Is **Packaging** a barrier to MEMS Insertion?

cost and development time

packaging adds a lot of cost and time to MEMS products.

reliability

packages can improve reliability.

lack of standard processes, universal foundries

all MEMS devices require custom packages – nothing is standard

marginal or poor performance

better packaging can allow device optimization for performance.

This is not just a problem in the MEMS industry, by the way...

Microelectronics Packaging Today


Desktop Pentium 4 (top view)



Lian Zhang

Best modern technology in electronics layer

(side view)



Microelectronics Packaging Today


Desktop Pentium 4 (top view)



Lian Zhang

Best modern technology in electronics layer
Ancient “technology” in thermal layer

(side view)



Microelectronics Packaging Today

Desktop Pentium 4 (top view)



Lian Zhang

The growing size of the thermal solution is a source of :

- Mechanical failure problems**
- Weight problems**
- System size for multi-processor systems (servers)**
- Significant added cost**
- Reliability problems (fan)**
- Crowding away the power conditioning elements**

Things are getting worse fast...

Cooligy

Cooligy develops thermal management components based on electro-osmotic pumps and novel microscale heat exchangers

The company was founded in September 2001 by Stanford Mechanical Engineering Faculty Goodson, Kenny, and Santiago

Cooligy has grown to 37 employees with \$35 million in venture funding as of June '04



Search:

Startup puts cold water on hot CPUs

By Anthony Capella
EETimes
October 6, 2003 (10:51 a.m. ET)

San Mateo, Calif. - Borrowing techniques used to make semiconductors and pharmaceuticals, startup Cooligy Inc. says it has developed a way to cool a CPU by etching hundreds of channels on a piece of silicon that sits on top of a

PRINT THIS ARTICLE
& VIEW COMMENTS

Recent Articles

Semiconductors

- [Cooligy puts logic functions into BioState line](#)



MEMS/Packaging

Cooligy's goal is to introduce closed-loop liquid cooling into desktop and laptop computers.

Market Survey Question : Will your next computer include liquid cooling?

Example : Pentium P2 System: 45W processor operating at 1.4 GHz.

Total volume of 3"x 3"x 2" Total Cost > \$5.

This is a good example of 1999 cooling system design

Extruded Aluminum heatsink with fan.

All hardware mounted directly on back of die/spreader.

Thermal conduction forces fin design that blocks all space under heatsink.




Example : Gateway SFF Desktop70W processor operating at 2 GHz.

Total volume of 4"x 4"x 3"+ block Total Cost > \$15.

This is an example of a P3 Processor from early '02

Heat Pipes
used to
move heat
a few cm
from
processor
to use
airflow
through
vent for
cooling



Example : Dell Precision 3500: 90W processor operating at 3 GHz.

Total volume of 4"x 4"x 6" Total Cost > \$20.

Liquid Cooling is already in your computers.

This example is typical of P4 desktop computers since mid 2002.

This approach still forces the box designer to bring the air to the microprocessor.



Example : Apple Mac G5: Dual 90W processors operating at 2 GHz.

Total volume of 7"x 7"x 7" Total Cost > \$50.

This unit uses heatpipes to distribute heat from a pair of processors throughout a very large fin array.

The entire computer chassis is designed to provide low-noise airflow and heat distribution.

This is an example from late 2003.



MEMS/Packaging

Market Survey Question : Will your next computer include liquid cooling?


In fact, most desktops and all laptops have had liquid cooling (heat pipes) for a few years already.

Pumped, liquid cooling is also already appearing :

Toshiba began shipping a water-cooled laptop in '03


Apple announced a water-cooled G5 Desktop to be shipped in late '04

A Challenge for Microprocessor Packaging



This problem is expected to worsen quickly

Hotspots cause additional problems that cannot be solved by Cu heat spreaders



Packaging/integration is showing up in DARPA

HERETIC Program ('99-'02)

funded >8 projects exploring methods for cooling and thermal management

VISA Program ('02-'04)

funded projects exploring vertical integration of sensors/electronics

MARCO Interconnect Focus Center ('99-??)

large consortium looking for methods for high-density interconnects, mixed signals, thermal management, 3-D electronics.

DARPA 3D IC BAA Open ('04-'09)

Proposals being solicited for technologies that enable 3-D stacked architectures.

HERMIT Program ('03-'08)

MEMS devices and packaging for harsh environments

Encapsulated MEMS

**Thomas Kenny, Rob Candler, WooTae Park, Holden Li,
Matt Hopcroft Renata Melamud, Bongsang Kim,
Sarubh Chandorkar**

Stanford University

Markus Lutz, Aaron Partridge, Gary Yama

Bosch RTC

Amy Duwel, Mat Varghese, Draper Labs

**Supported by Bosch and CIS Seed, Transitioning to
DARPA HERMIT Program Support**



Micro Structures & Sensors Lab

STANFORD



BOSCH




MEMS Packaging Example : Bosch

Another option is to develop a wafer-scale post-process bonded package.

This approach is widely used in industry, but suffers from significant disadvantages.

- Lost Die space
- Yield
- Temperature budget
- Cost

Device <20% of Die,
Bond Ring is 60% of Die



Example numbers Adapted
from Bosch Accelerometer

MEMS Packaging Example : Bosch

Another option is to develop a wafer-scale post-process bonded package.

This approach is widely used in industry, but suffers from significant disadvantages.

- Lost Die space
- Yield
- Temperature budget
- Cost

Device <20% of Die,
Bond Ring is 60% of Die



Example numbers Adapted
from Bosch Accelerometer

MEMS Packaging Example

One option is to develop a post-process, locally-bonded, thin-lid technology.

Liwei Lin and others at Berkeley are working on localized bonding methods to reduce lost die area and post-process thermal budget.

Advantages include low temperature, post-device processing.

Disadvantages include need for electrical interconnect during packaging process, lost die space, and questions about yield.




Figure 3. The SEM photograph of encapsulated MEMS resonator after the glass cap is forcefully broken.

Y.T. Cheng, W.T. Hsu, L. Lin, C.T. Nguyen, and K. Najafi, "Vacuum Packaging Technology using Localized Aluminum/Silicon-to-Glass Bonding", Proceedings 2001 MEMS Workshop, Interlaken, Switzerland,

L. Lin, "MEMS Post-Packaging at the Wafer Level", Invited Presentation, InterPACK 2001

Packaging is a Problem for MEMS

In most MEMS processes:

Design and Process are optimized to improve device performance.

Die Separation is a traumatic event.

Custom processes for packaging are developed after the MEMS devices have shown interesting performance.

“90% of the cost of a MEMS device is in the package”

Packaging is a Problem for MEMS

Recommendation

Think about the final package/test environment when designing the MEMS part. Some things that are trivial in design can significantly impact package cost or test cost.

Incorporate Formal Design Methodologies : Design for Manufacturing, Taguchi, QFD,... Rarely used in academic MEMS or “Start-up MEMS”, but an essential component of a real MEMS product

Be realistic about package costs, test costs, etc in the cost model for your technology. Use formal methods for tracking cost during development.

MEMS is a Packaging Technology

We propose:

Turn a “**problem**” into an **opportunity**

MEMS is a Packaging Technology

We propose:

Integrate packaging into the MEMS fabrication process.

Develop and optimize designs to overcome package process compromises.

Leverage opportunities that come from a package-integrated process for performance improvements.


Avoid all back-end custom handling and packaging. Move back towards conventional chip packaging approaches

Deliver unique MEMS capabilities without the usual baggage, and with some new features.

Wafer-Scale Package



Deposit a thick (3-5 μm) non-conformal Low-Temperature oxide. This oxide fills and seals structures around the device, producing a complete sacrificial encapsulation.




STANFORD



BOSCH

Micro Structures & Sensors Lab


Wafer-Scale Package




Deposit Thick Epi-Poly. This forms poly where grown over LTO, and forms single-crystal Si where grown over single-crystal Si.

Deposition rates of up to 3 $\mu\text{m}/\text{min}$ achieved in conventional Epi-Si reactor at Stanford, and in a production environment at Bosch.


Wafer-Scale Package



The encapsulation oxide is removed in a Vapor HF etcher, developed by Bosch (Prototype installed at Stanford), and the device is sealed by a second non-conformal LTO. TEOS and other thick oxide processes being explored



Wafer-Scale Package



An opening in the oxide over the interconnect allows formation of a bond pad.

The interconnect structure is isolated from the surrounding Epi-Si layer by an annular oxide seal, and makes electrical contact to a doped layer on the device level of the structure.

Interconnects of this architecture can be fabricated with 5:1 aspect ratio, and may be as small as 20 μm in diameter.

Wafer-Scale Package





Package can withstand high pressures

- 25 μm cap can withstand 100 ATM for Injection Mold Packaging


Very Little Lost Die Space

- Only 10-20 μm needed for “bond ring”
- Surface over device may be used for wire-routing.
- Entire process can be pre-CMOS

Wafer-Scale Package Status




Wafer-Scale Package Recent Status



This is a fully-operational device with interconnects, release, encapsulation, and hermetic seal.

Wafer-Scale Package Recent Status



These are some of the least-interesting MEMS devices you'll ever see. All the interesting details are hidden from view by the encapsulation

These details are also protected from dicing, handling, dust,...

These parts were dump-rinsed, diced, hosed, scrubbed, and glued without any special handling.


STANFORD

Micro Structures & Sensors Lab



BOSCH

Features : High Yield (for academia)



We were able to achieve yield of **96%** during a recent fabrication run, with all steps at Stanford CIS

(except for CMP at BSAC)

*Film Encapsulated devices,
Each device is 0.8mm²*

Wafer-Scale Package Status



Wyko Images
with support
from Ken Honer
and Greg
Kovacs

Sealed and Vented cavities formed in same process on same wafer, through adjustment of vent sizes

We have shown encapsulation survival to 100 ATM and to 250C for a 200 μ m seal area.

A. Partridge, A.E. Rice, T.W. Kenny and M. Lutz, “New Thin Film Epitaxial Polysilicon Encapsulation for Piezoresistive Accelerometers”, Proceedings 2001 IEEE International Conference on MicroElectromechanical Systems, 54 (2001)


STANFORD

Micro Structures & Sensors Lab




BOSCH

Example Accelerometer Designs



Piezoresistive


A. Partridge et al. *JMEMS*, vol 9, no. 1, pp.58~66, 2000.



Capacitive

“differential-capacitive accelerometer”
Robert Bosch Corporation

Cross-section SEM



032016 25KV X7000 43um

Wafer-Scale Package Recent Status

**View from underside -
Herring-bone pattern of
release vents through
polysilicon
encapsulation provides
highly-uniform access
for HF Vapor. These
vents can be re-sealed
by 5 μm CVD oxide
growth as a last step.**


QuickTime^a and a
TIFF (Uncompressed) decompressor
are needed to see this picture.

STANFORD

Micro Structures & Sensors Lab




BOSCH



912247 25KV X500 60um

Features : Reduce die size for inertial sensors




Substantial reductions in die size possible through elimination of bond rings and other package elements.

Optimization with respect to thermal noise, piezoresistor performance necessary for further scaling


Reduce die size

Photos by Silvia Kronmueller, Bosch



Already able to reduce die size 70% compared to wafer-wafer bonding. Same Functionality!

Working Accelerometers



Functional Parts
of many types
within
encapsulation.


STANFORD

Micro Structures & Sensors Lab



BOSCH

CMOS Integration on EpiPoly Cap Layer



CONFIDENTIAL!

000012 5KV X3000 1000um

Resonators

There is growing interest in Silicon Resonators as filters and oscillators for Telecommunications

Opportunity :

- **Potential for integration with IC for “Single-Chip systems**
- **High Q, tunable frequency, good range, nice properties**
- **Low Cost**

Barriers :

- **MEMS resonators need to be packaged**
- **Silicon has a high temperature coefficient of modulus - frequency drift more than 10x worse than quartz resonators**
- **Co-Fabrication with CMOS not demonstrated.**
- **Lifetime, Reliability not understood.**

Excellent demonstration platform -> Show that MEMS is Mature Technology for Packaging of Integrated Systems

Encapsulated MEMS Primary Goals

Ultra-Stable High-Q, 100 MHz Resonators and Encapsulated High-Performance Inertial Sensors

- Leverage established encapsulation process to build test devices from day one. High yield, stable operation, rapid design-to-parts capability is already available.
- **Study and model relationships between Q, Designs, Frequency, Aging, Clamping, Materials, to support development of high Q at 100 MHz.**
- Attack Temperature Coefficient of Frequency (TCF) through combination of capacitive compensation, TCE compensation, and direct thermal regulation. We need an improvement of more than 1000x in TCF

Encapsulated MEMS Primary Goals


Ultra-Stable High-Q, 100 MHz Resonators, and Encapsulated High-Performance Inertial Sensors

- Leverage established encapsulation process to build test devices from day one. High yield, stable operation, rapid design-to-parts capability is already available.
- Study and model relationships between Q, Designs, Frequency, Aging, Clamping, Materials, to support development of high Q at 100 MHz.
- **Attack Temperature Coefficient of Frequency (TCF) through combination of capacitive compensation, TCE compensation, and direct thermal regulation. We need an improvement more than 1000x in TCF**

Pressure and Leak within Encapsulation

To measure the pressure within the encapsulation, we need an encapsulated pressure sensor.

Fortunately, it is possible to design resonators that will be sensitive to pressure because of damping




Elsewhere in this project, we'll be optimizing for immunity to pressure variations.

For this task and milestone, we have custom resonators that are dominated by the pressure damping effect in the range of interest

Long-Term, Continuous Test



Resonator Design A



Center-anchored, double-double design.

Frequency ~150 kHz, $Q \sim 33,000$


BIAS=1.0V, POWER=-20dBm(22.4mV@50ohm)



Pressure and Leak within Encapsulation

HERMIT Part A Calibration.

Q~30,000 corresponds to pressure at or below 0.01 Torr




STANFORD

Micro Structures & Sensors Lab



BOSCH

Long-Term, Continuous Test



Long-Term, Continuous Test


Permanent Installation for continuous monitoring of a set of resonators

Goal - Gather Solid Data for Phase 1 Milestone.

Prepared to gather 1 year of continuous data from 12/03 parts.




Q-Stability -> Pressure Stability inside Encapsulation



Path to “ultra” Stability

Thermal Control within the Encapsulation


- Develop designs and methods for direct temperature regulation within the device encapsulation
- “Single Oven” and “Double Oven” approaches possible.
- Begin with heated resonators, and move towards ovens.



Heated Resonator Designs

Thermal Control within the Encapsulation

- Preliminary Lumped Parameter Models for Heated Resonator Design. This is a precursor to Design of Heated Encapsulation



STANFORD

Micro Structures & Sensors Lab



BOSCH

Encapsulated MEMS

Summary

- **Silicon Resonators do not currently offer acceptable performance for many applications. Stability and packaging cost are barriers.**
- **A wafer-scale, MEMS-based encapsulation process for resonators has been developed through a Bosch/Stanford collaboration with support from Bosch, DARPA and CIS.**
- **This encapsulation is a platform for development of performance improvements, enhanced reliability, and cost reduction for silicon resonators. Integrated compensation and regulation is possible to improve TCF.**
- **This is an example of an ideal CIS-fostered collaboration that is producing good things for all participants (\$\$, IP, PhDs,...)**

Encapsulated MEMS

Long-Term Goal : Show that MEMS is a Packaging Technology which offers :

- **Standardization**
- **Improved yield**
- **Reduced cost**
- **Reduced Time to Market**
- **Improved Reliability**
- **Performance Enhancements**
- **Integration with CMOS,...**



Micro Structures & Sensors Lab

STANFORD



BOSCH



An aerial photograph of a dense urban grid, showing a complex pattern of streets and buildings. The text "Questions???" is overlaid in a large, orange, serif font across the center of the image.

Questions???